1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
// MIT License, Copyright (c) 2021 Marvin Borner
#include <cpu.h>
/**
* CPU serial I/O
*/
u8 inb(u16 port)
{
u8 value;
__asm__ volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
return value;
}
u16 inw(u16 port)
{
u16 value;
__asm__ volatile("inw %1, %0" : "=a"(value) : "Nd"(port));
return value;
}
u32 inl(u16 port)
{
u32 value;
__asm__ volatile("inl %1, %0" : "=a"(value) : "Nd"(port));
return value;
}
void outb(u16 port, u8 data)
{
__asm__ volatile("outb %0, %1" ::"a"(data), "Nd"(port));
}
void outw(u16 port, u16 data)
{
__asm__ volatile("outw %0, %1" ::"a"(data), "Nd"(port));
}
void outl(u16 port, u32 data)
{
__asm__ volatile("outl %0, %1" ::"a"(data), "Nd"(port));
}
/**
* Move memory
*/
#define WORD_PTR(PTR) (*((u16 *)(PTR)))
u16 mminw(u32 addr)
{
u16 ret;
__asm__ volatile("movw %1, %0" : "=r"(ret) : "m"(WORD_PTR(addr)) : "memory");
return ret;
}
void mmoutw(u32 addr, u16 value)
{
__asm__ volatile("movw %1, %0" : "=m"(WORD_PTR(addr)) : "ir"(value) : "memory");
}
|
